



High Efficient CSDG MOSFET based Boost Switching Regulator

Okikioluwa E. Oyediji¹ and Viranjay M. Srivastava²

¹Postgraduate Student, Department of Electronics Engineering, Howard College, University of Kwa Zulu-Natal, Durban-4041, South Africa.

²Associate Professor, Department of Electronics Engineering, Howard College, University of KwaZulu-Natal, Durban - 4041, South Africa.

(Corresponding author: Viranjay M. Srivastava)

(Received 17 August 2020, Revised 05 October 2020, Accepted 27 October 2020)

(Published by Research Trend, Website: www.researchtrend.net)

ABSTRACT: This research work proposes a boost regulator, using the novel Cylindrical Surrounding Double-Gate (CSDG) Metal Oxide Semiconductor Field-effect Transistor (MOSFET) device as the switching device. This circuit is suitable for dc-dc power converter and for low input voltage devices (<1 V). This device is peculiar due to its downscaling for nanotechnology applications. This attribute makes it possible to scale its channel length up to about 3 nm, making it applicable in Very-large-scale integration (VLSI) technology and low power input devices. Using this device, it has been observed that better physical size, higher efficiency, and high conversion ratio is achieved, and helpful in boosting devices of low input voltage.

Keywords: Boost regulator, CSDG MOSFET, dc-dc converter, Efficiency, Microelectronics, Nanotechnology, Power management, Switch, VLSI.

Abbreviations: CSDG, cylindrical surrounding double-gate; DG, double-gate; LED, light-emitting diode; LCD, light crystal display; MOSFET, metal oxide semiconductor field-effect transistor; SG, single-gate; VLSI, very-large-scale integration.

I. INTRODUCTION

The transfer of energy from one level to the other is required in electrical and electronic transmission applications, and this is made possible using the switch. The dc-dc voltage regulator is widely used in domestic appliances, which require Light Emitting Diode (LED) drivers and Light Crystal Display (LCD) circuits such as TVs and mobile phones [1]. This is possible because of the fewer external components required in reducing the size of the devices. The regulators are also applicable in industrial automobiles such as forklift trucks, trolley vehicles, and electric automobiles [2]. The energy transfer concept is made through the inductor and capacitor components with reduced power losses [3]. Due to the fast switching speed and input impedance coupled with other advantages, the Metal Oxide Semiconductor Field-Effect Transistor (MOSFET) has proved itself to be an essential part of the electronics configuration. With these advantages, it is relevant to devices of low current to perform optimally [4].

The MOSFET, a switching device, has been appreciated due to high efficiency, fast frequency response, and good acceleration control the linear and boost regulator has been realized by Srivastava *et al.*, [3, 5]. However, due to the transistor's dynamics, different types of MOSFETs and configurations have been employed in the switching property of the boost regulator. Also, to create a multi-gate MOSFET with each gate having different work functions, a new DG MOSFET was introduced [6]. This structure provided an increase in transconductance and suppressed SCE as compared with Single-Gate (SG) MOSFET. In addition, this structure is also good for application due to its increased lifetime in operation and gate transport

efficiency [7]. One of the major setbacks is that the constant oscillatory frequency current control is the subharmonic oscillation within the ON-state and OFF-state [6]. Various research works solve this challenge by introducing the inductor current slope compensation and 1-D staircase effect etc. [8-13].

However, the slope compensation tends to complicate the configuration and core purpose of the boost regulator. This is because either way, when the compensation is not sufficient, the fluctuation in the flow of current in the design cause instability to the system. At the same time, oversupply of slope compensation affects the current mode control of the system. Also, Ahmed *et al.*, [14] have proposed a model for increasing the current control for the system. In this work, 0.5 μ m industry-standard CMOS devices were utilized with comparators and inductors simulated to produce a linearly increased output reference. The output reference shows a smooth dc-dc controlled system without discontinuity or compensation at any point in the system. Although the circuit system requires quite a few components that do not compensate for the scalability and cost-effectiveness, the circuit may be trying to accomplish.

Singha *et al.*, [15] proposed a theory of numerical prediction as well as experimental analysis into the instabilities that occur in the boost regulator-controlled system. This was performed using discrete-time models in the form of 1-D non-continuity plot. In this work, a staircase effect was utilized to compensate for the subharmonic compensation, which helps to meet the quantization requirement [16]. The predictive and analytical framework may also be applicable for nonlinear current control for the dc-dc boost regulator. Due to limitations in the system's switching and

oscillation, this work will be investigating the application of a novel MOSFET device in the dc-dc boost regulator system. Also, an integrated digital low-dropout regulator was proposed for controlling time-coding events [17]. The work was successful in this aspect as off-chip capacitors are being scaled to compensate for changes in load current during operations. However, this approach encounters difficulty with a sub-1V supply voltage as it results in increased power dissipation due to high-frequency clocking [18]. Literature has been written to prove these observations using other transistor types, but the CSDG MOSFET proves to have better efficiency. This research work is organized as follows: The building blocks used to assemble the boost regulator have been discussed in Section II. The proposed model of CSDG MOSFET based boost switching regulator has been described in Section III. Section IV discusses the efficiency analysis of the CSDG MOSFET based boost switching regulator. Finally, Section V concludes the work and Section VI, recommends the future works.

II. BASIC BUILDING BLOCKS USED IN THIS ANALYSIS

In building the CSDG MOSFET-based boost regulator, the following building blocks are being discussed as structural modeling of the CSDG MOSFET and application of the CSDG MOSFET Boost switching regulator.

A. CSDG MOSFET

Due to scalability employed in Nanotechnology, multi-gate MOSFET has been utilized in electronic applications. Double-gate (DG), FinFET, and surrounding-gate MOSFETs have benefited immensely on the large-scale application [19-22]. However, using the CSDG MOSFET as an extension of DG MOSFET helps to better control the channels using the dual-gate. This helps to effectively suppress the Short Channel Effect (SCE) while aiding better drain current in its application [23]. Two Single-Gate (SG) MOSFET arranged back-to-back to each other with one of its gates revolving around the second one, which acts as a pivot represent the CSDG MOSFET as shown in Fig. 1. In this device, the inner channel has identical properties as external channel, such as the thickness, width, and doping properties. For the independent activity, a thick substrate is used to separate the two channels. The blue color represents the two gates, while the oxide that serves as a dielectric between the gates the channel is represented with yellow color [24]. When an applicable positive voltage is applied at the gates of the n-channel enhancement CSDG MOSFET, the body which has holes as its majority carrier will begin to have holes repelling from the insulating oxide and the electrons (minority carrier) attracted toward the gates [25]. This activity aids the easy migration of the electron at the n-type substrate from the device's source to the drain. This migration creates an n-type channel at the upper part of the p-type body. This novel structure is different from other similar structures by an intruding drain and the source region. This effect is advantageous in overcoming punch-through effect, velocity saturation, and SCE. Also, a hollow situated at the vertical center of

the structure helps combat some heating effect associated with its performance.




Fig. 1. The n-channel MOSFET [24].

The peculiarity in the downscaling of the CSDG MOSFET in nanotechnology applications makes it possible to scale its channel length up to about 3 nm , making it applicable in VLSI technology and low power input devices. The CSDG MOSFET, like other transistor types, can be used as a switch such that the device is at OFF-state when the input voltage is below the threshold voltage, and ON-state when it is above the threshold voltage. The CSDG MOSFET enjoys low threshold voltage characteristics, hence a suitable ON-resistance for low power consumption devices.

B. Boost Switching Regulator

The switch-mode regulator helps to step up lower voltage into a higher voltage at a fast speed [26]. When the input voltage (V_{in}) is passed through the magnetic inductor (L) in Fig. 2, the inductor magnetic field starts to collapse and thus induce current, resulting in a high voltage spike in the circuit. Knowingly well that the energy stored in an inductor is given by [27]:

$$\frac{1}{2} \times L_o \times I^2 \quad (1)$$

where L_o is the inductance of the coil, and I is the maximum peak current. At this instant, energy is stored in the inductor from the input voltage, and it is transferred at a higher voltage, allowing for the conservation of power. This continuously happens in about a thousand times in a second (depending on the switching oscillation), and so the energy adds up in every cycle to get a nice measurable and useful energy output [28].

The Switch (S), when turn-ON, allows the current flows from the inductor through the switch back to the input voltage. However, when the switch is turn-OFF, current no longer flows through its paths and thus allows more

collapse of the magnetic field in the inductor such that a higher voltage spike allows current to pass to the diode through the capacitor in parallel [29]. The output capacitor is now charged to a higher voltage than before, which implies that it has been successfully stepped up from a low DC voltage to a higher one.




Fig. 2. The basic boost circuit.

As this oscillation occurs, the current is stored at the capacitor and discharged when the switch is turn-ON, and the diode (as a passive switch) helps prevent the reverse flow of the current to the voltage source. Also, due to the fast switching in the circuit, the inductor's magnetic field does not fully collapse (but polarity change to accommodate the flow of current), so when the switch is turned-ON again, more voltage is formed in the process [30]. The output voltage of the circuit can be controlled through the percentage of time the switch is turn-ON, hereby, mathematically expressed as [31]:

$$V_{out} = \frac{V_{in}}{1 - D} \quad (2)$$

where D and V_{out} are the duty cycle and output voltage, respectively, Inductor-based regulator such as in Fig. 2 achieves higher step-up voltage gain through fine-tuning the turn ratios [32, 33]. However, there is deterioration in the conversion efficiency because of the induction's stored energy that caused the voltage spike in the switch. But to overcome this challenge, an active-clamp circuit configuration was added to the inductor-based regulator [34]. This was aided with a single-switch [35-41] introduced in some literature to combat the challenges. However, one thing was obvious in all these, the conversion ratio remains limited. This initiates a CSDG MOSFET based boost regulation where the double-gate transistor device controls the circuit.

III. PROPOSED MODEL OF CSDG MOSFET BASED BOOST REGULATOR

For the proposed CSDG MOSFET based Boost regulator (Fig. 3), the output voltage is higher than the input voltage. Since the circuit is expected to store some energy from the input and transfer that same energy to the output, though, at a higher voltage, power is conserved. The two gates of the CSDG MOSFET are used as the switch [42]. This circuit stores more energy as the transistor device consists of two independent MOSFET operations that apply to both switches.

The coupling inductor L in Fig. 3 is assumed to be part of an ideal transformer of which the input voltage is introduced. Also, the dead time between the two channels of the CSDG MOSFET is not significant in this circuit configuration. Thus, the CSDG MOSFET switch

and the diode device are assumed to be ideal. Moreover, the capacitors, C_{out} is assumed to be large enough to store a constant voltage across it during the operation, and the switching ripple magnitude negligible.




Fig. 3. The proposed SCDG MOSFET based boost regulator.




Fig. 4. Switching sequence of both switches in the proposed regulator.




Fig. 5. The total current in proposed regulator.

This assumption is based on applying Meyer's model. The CSDG MOSFET proves to be of better capacitance [43]. The total capacitance in series and parallel as drain-source current flow through it is expressed as:

$$C_{CSDG} = C_{ox1} + C_{DS1} + C_{DS2} + C_{ox2} + \frac{C_{GS1} \cdot C_{DG1}}{C_{GS1} + C_{DG1}} + \frac{C_{GS2} \cdot C_{DG2}}{C_{GS2} + C_{DG2}} \quad (3)$$

The C_{GS1} and C_{GS2} are the gate-source capacitance of the inner radius and gate-source capacitance of the outer radius, respectively. While C_{DG1} and C_{DG2} are the gate-drain capacitance of the inner radius and gate-drain capacitance of the outer radius, respectively. The drain-source capacitance of the inner radius (C_{DS1}) and drain-source capacitance of the external radius (C_{DS2}) also complement the high capacitance. Also, C_{ox1} and C_{ox2} are the oxide capacitance of the inner radius and the oxide capacitance of the outer radius, respectively.

Due to the two independent channels created in the CSDG MOSFET, thus there are two independent modes in the proposed circuit configuration. The dual-gate of the CSDG MOSFET devices are triggers for voltages V_{GS1} and V_{GS2} , respectively. These serve as the two switches in the circuits about duty circles D and $(1-D)$, respectively. The input current is denoted by I_{in} , and the current flows from inductor L as I_L while the voltage through it as V_L . When the switch G_1 is triggered with a threshold of 0.7 V, there is a current flow along its channel shown in Fig. 4a. This process is replicated in channel-2 when switch-2 is triggered at 1.5 V as shown in Fig. 4b. The schematic of the synchronous boost regulator with CSDG MOSFET is shown in Fig. 3. The circuit consists of two main building blocks: (i) Comparator based controller, (ii) synchronous boost regulator [3, 15, 33, 44]. The boost regulator is controlled by reference voltage signals generated from the ultra-low-power comparators. A secondary voltage cell is used to obtain a reference open-circuit voltage V_{ref} to set the theoretical V_{GS1} and V_{GS2} .

IV. EFFICIENCY ANALYSIS

Over the decades, efficiency as basic power regulator parameters for a circuit such as a buck, boost, and the boost-buck regulator has been established [45]. This research work focuses on the calculation of efficiency for circuits with low input voltage. The input voltage is taken to be less than 1 V while efficient is of high demand. However, the majority of the losses in this circuit are within the inductor and the CSDG MOSFET. The inductor and switch losses affect the efficiency of the CSDG MOSFET based boost regulator. However, in order to achieve effective efficiency, these losses are not being considered. The efficiency of the basic circuit is:

$$\eta = \frac{P_{out}}{V_{in} I_{in}} \times 100\% \quad (4)$$

while the duty ratio of the basic circuit is also expressed as [44]:

$$D = \frac{1 - V_{in} \eta}{V_{out}} \quad (5)$$

From Eq. (5), the duty ratio of the CSDG MOSFET based boost regulator is expressed as:

$$D_{CSDG} = \frac{I_D r_L - (V_1 + V_2)}{I_D r_L} \quad (6)$$

Applying the drift-diffusion model to drain current along the two channels is expressed as [5]:




Fig. 6. The proposed regulator's efficiency compared with the DG MOSFET-based boost regulator.

$$\int_0^L I_{d1} dL = 2\pi(a+b) \int_{\psi_{s0}}^{\psi_{sL}} \mu_s (-Q') d\psi_s + \Phi 2\pi(a+b) \int_{Q'_0}^{Q'_L} \mu dQ' \quad (7)$$

where L and Q are the channel length and charge, respectively. The surface potential of along the length is represented by ψ_{sL} and ψ_{s0} respectively, while μ_s and Φ_t are the carrier mobility and thermal voltage, respectively. Q'_L and Q'_0 are the charges along the channel length, and then I_d is the drain current in the CSDG MOSFET boost regulator expressed as:

$$I_{dCSDG} = \frac{2\pi(a+b)}{L} \mu_s \left[\frac{2C_{ox} (V_{GS_{total}} - V_{FB}) - C_{ox} (\psi_{sL} + \psi_{s0}) + 2Q_B + (2\Phi_t C_{ox} - Q_B)}{1} \right] \quad (8)$$

where a and b are the radii of the inner and outer gates, respectively, μ_s and C_{ox} are the mobility of the electron flow within the channel and the oxide capacitance, respectively. The $V_{GS_{total}}$ and V_f are the total voltages applied at the gates ($V_1 + V_2$) and feedback voltages, respectively. Applying Eq. (5) into Eq. (2) will produce:

$$V_{out} = \frac{V_{in}}{1 - \left[\frac{I_d I_r - (V_1 + V_2)}{I_d I_r} \right]} \quad (9)$$

$$\eta = \frac{V_{in}}{V_{in} I_{in}} \times 100\% \quad (10)$$

Substituting Eq. (9) into Eq. (4), the efficiency of the CSDG MOSFET boost system configuration is expressed in Eq. (10). This is numerical analyzed and compared with the DG MOSFET from other literature as shown in Fig. 6.

Comparing the proposed CSDG MOSFET-based boost regulator's efficiency with the DG MOSFET boost regulator, as shown in Fig. 6 [3]. It is observed that the CSDG MOSFET operates at a higher switching speed due to its cylindrical structure, which could also reduce the switching losses encounter in the regulator. Also, it is observed that at low load current in the circuit, the efficiency is about 8.75 % higher, while 5% at an average load current and 7.5 % higher at high load current, using the CSDG MOSFET as a switch than the DG MOSFET.

V. CONCLUSIONS

In this research work, the CSDG MOSFET was utilized to model a circuit configuration for better and higher efficiency for boost regulator. This circuit has proved to have a better switching speed and provides an almost double drain current than the double-gate MOSFET. This helps the circuit to provide a higher output voltage. The application of this circuit can be utilized in the power system management of many electronic devices and any device with the dc-dc conversion.

VI. FUTURE

In the future, this work can be focused on the conduction and switching losses in the circuit with the noise associated with them. Also, the configuration of the CSDG MOSFET with another regulator e.g, buck and buck-boost topology can be considered.

ACKNOWLEDGEMENTS

Authors are thankful to the University of KwaZulu-Natal, Durban, South Africa for providing the labs facility to carry-on this research work.

Conflict of Interest. Authors confirm that there is no conflict of interest.

REFERENCES

- [1]. Xu, X., Zhao, M. and Wu, X. (2009). On-chip boost regulator with projected off- and on-time control. *Journal of Zhejiang University-Science A*, 10(8): 1223-1230.
- [2]. Rim, C. T. and Mi, C. (2017). *Wireless power transfer for electric vehicles and mobile devices*. John Wiley & Sons Ltd, USA.
- [3]. Srivastava, V.M. (2016). Schematic of boost regulator with double-gate MOSFET: A device modelling for energy transmission. *International Conference on the Industrial and Commercial use of Energy*, Cape Town, South Africa, 1-6.
- [4]. Nosker, Z., Kobori, Y., Kobayashi, H., Niitsu, K., Takai, N., Oomori, T., Odaguchi, T., Nakanishi, I., Nemoto, K. and Matsuda, J. (2013). A high efficiency, extended load range boost regulator optimized for energy Harvesting Applications. *Advanced Micro-Device Engineering III*, 534(3): 206-219.
- [5]. Oyediji, O. E. and Srivastava, V. M. (2019). CSDG MOSFET based linear voltage regulator – A mixed

- signal device perspective. *IEEE Conf. on Information and Communication Technology*, India: 1-5.
- [6]. Reddy, V. G. and Kumar, J. M. (2005). A new dual-material Double-Gate (DMDG) nanoscale SOI MOSFET-Two dimensional analytical modeling and simulation. *IEEE Transactions on Nanotechnology*, 4(2): 260-268.
- [7]. Hong, Y., Guo, Y., Yang, H., Yao, J., Zhang, J. and Ji, X. (2014). A novel bulk-FINFET with dual material gate. *IEEE International Conference on Solid-State and Integrated Circuit Technology*, China: 1-3.
- [8]. Oyediji, O. E. and Srivastava, V. M. (2017). Cylindrical surrounding double-gate MOSFET based amplifier: A circuit perspective. *IEEE International Conference on Intelligent Computing, Instrumentation and Control Technologies*, India: 152-155.
- [9]. Tong, Q., Zhang, Q., Min, R., Zou, X., Liu, Z. and Chen, Z. (2014). Sensorless predictive peak current control for boost converter using comprehensive compensation strategy. *IEEE Transactions on Industrial Electronics*, 61(6): 2754 – 2766.
- [10]. Leeuw, S. and Srivastava, V. M. (2020). Designing of buck regulator with double-gate MOSFET: A circuit perspective. *10th IEEE Int. Conf. on Computer Communication and Informatics (ICCCI)*, India: 1-5.
- [11]. Maniktala, S. (2012). *Switching power supplies A-Z*, Elsevier, USA.
- [12]. Qiu, Y., Chen, X., Zhong, C. and Qi, C. (2014). Limiting integral loop digital control for dc-dc converters subject to changes in load current and source voltage. *IEEE Transactions on Industrial Informatics*, 10(2), 1307-1316.
- [13]. Radic, A., Lukic, Z., Prodic, A. and de Nie, R.H. (2013). Minimum-deviation digital controller IC for dc-dc switch-mode power supplies. *IEEE Trans. on Power Electronics*, 28(9): 4281-4298.
- [14]. Ahmed, K. Z., Islam, M. S., Bari, S. M. K., Mazumder, M. R. R. and Rashid, H. U. A. (2010). Design of a linearly increasing inrush current limit circuit for dc-dc boost regulators. *IEEE Asia-Pacific Conference on Circuits and System*, Kuala Lumpur, Malaysia: 863-866.
- [15]. Singha, A. K., Kapat, S., Banerjee, S. and Pal, J. (2015). Nonlinear analysis of discretization effects in a digital current mode controlled boost converter," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, 5(3), 336-344.
- [16]. Kapat, S. (2015). Selectively sampled sub-harmonic free digital current mode control using direct duty control. *IEEE Transaction Circuit System II*, 62(3): 311–315.
- [17]. Kim, D. and Seok, M. (2017). A fully integrated digital low-dropout regulator based on event-driven explicit time-coding architecture. *IEEE Journal of Solid-State Circuits*, 52(11): 3071-3080.
- [18]. Tsvividis, Y. (2010). Event-driven data acquisition and data signal processing-A tutorial. *IEEE Transactions on Circuits and Systems*, 57(8): 577-581.
- [19]. Yeap, K. H. and Nisar, H. (2018). *Very large scale integration*, InTech Publishing, Croatia.
- [20]. Dayal, A., Pandey, S., Khandelwal, S. and Akashe, S. (2013). Multiple-gate silicon on insulator MOSFETs: Device design and analysis. *International Conference on Microelectronics, Communication and Renewable Energy*, India: 1-6.

- [21]. Rewari, S., Nath, V., Haldar, S., Deswal, S. S. and Gupta, R. S. (2016). AC analysis of Junctionless Double Surrounding Gate (JLDSG) MOSFET for terahertz applications. *International Conference on Computational Techniques in Information and Communication Technologies*, India.
- [22]. Wang, T., Lou, L. and Lee, C. (2013). A junctionless gate-all-around silicon nanowire FET of high linearity and its potential applications. *IEEE Electron Device Letters*, 34(4): 478-480.
- [23]. Srivastava, V. M., Yadav, K. S. and Singh, G. (2011). Design and performance analysis cylindrical surrounding double-gate MOSFET for RF switch. *Microelectronics Journal*, 42(10): 1124-1135.
- [24]. Oyediji, O. E. and Srivastava, V. M. (2018). Effect of radius on various parameters of cylindrical surrounding double-gate (CSDG) MOSFET. *International Journal of Engineering & Technology*, 7(4): 2127-2131.
- [25]. Maduagwu, U. A. and Srivastava, V. M. (2020). Channel length scaling pattern for Cylindrical Surrounding Double-Gate (CSDG) MOSFET," *IEEE Access*. 8: 121204 – 121210.
- [26]. Wang, Y. and Ma, D. (2013). Ultra-fast on-chip load-current adaptive linear regulator for switch mode power supply load transient enhancement. *Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition*, USA: 1366-1369.
- [27]. Kazimierzczuk, M. K. (2014): *RF power amplifiers*. John Wiley & Sons, USA.
- [28]. Lee, J. H., Liang, T. J. and Chen, J. F. (2014). Isolated coupled-inductor-integrated dc-dc converter with non-dissipative snubber for solar energy applications. *IEEE Transactions on Industrial Electronics*, 61(7): 3337-3348.
- [29]. Lenk, J. (2013). *Simplified design of switching power Supplies*, Elsevier, USA.
- [30]. Robert Erickson, *Fundamentals of power electronics*, Springer Science & Business Media, USA, 2013.
- [31]. Kislovski, A. (2012). *Dynamic analysis of switching-mode dc/dc converters*. Springer Science & Business Media, USA.
- [32]. Hu, X. and Gong, C. (2014). A high voltage gain dc-dc converter integrating coupled-inductor and diode-capacitor techniques. *IEEE Transactions on Power Electronics*, 29(2): 789-800.
- [33]. Li, W., Li, W., Xiang, X., Hu, Y., and He, X. (2014). High step-up interleaved converter with built-in transformer voltage multiplier cells for sustainable energy applications. *IEEE Trans. Power Electron*, 29(6): 2829-2836.
- [34]. Wu, T. F., Lai, Y. S., Hung, J. C. and Chen, Y. M. (2005). Boost converter with coupled inductors and buck-boost type of active clamp. *IEEE 36th Power Electronic Specialist Conference*, Brazil: 154-162.
- [35]. Parastar, A., Kang, Y. C. and Seok, J. K. (2014). Multilevel modular dc/dc power converter for high-voltage dc connected offshore wind energy application. *IEEE Transaction on Industrial Electronics*, 62(5): 2879–2890.
- [36]. Srivastava, V. M., Yadav, K. S. and Singh, G. (2010). Performance of double-pole four-throw double-gate RF CMOS switch in 45 nm technology. *Int. J. of Wireless Engineering and Technology*, 1(2) : 47-54.
- [37]. Hwu, K. I. and Jiang, W. Z. (2014). Voltage gain enhancement for a step-up converter constructed by KY and buck-boost converters. *IEEE Transaction on Industrial Electronics*, 61(4): 1758–1768.
- [38]. Do, D. T. and Nguyen, M. K. (2018). Three-Level Quasi-Switched Boost T-Type Inverter: Analysis, PWM Control, and Verification. *IEEE Transactions on Industrial Electronics*, 65(10): 8320-8329.
- [39]. Aroudi, A. E., Numay, M. A., Garcia, G., Hossani, K. A., Sayari, N. A. and Pastor, A. C. (2019). Analysis of Nonlinear Dynamics of a Quadratic Boost Converter Used for Maximum Power Point Tracking in a Grid-Interlinked PV System. *Energise*, 12(1): 1-23.
- [40]. Zientarski, J. R. R., Martins, M. L. S., Pinheiro, J. R. and Hey, H. L. (2019). Evaluation of Power Processing in Series-Connected Partial-Power Converters. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 7(1): 343-352.
- [41]. Hsieh, Y. P., Chen, J. F., Liang, T. J. and Yang, L. S. (2011). A novel high step-up dc-dc converter for a microgrid system. *IEEE Transactions on Power Electronics*, 26(4): 1127–1136.
- [42]. Sood, H., Srivastava, V. M. and Singh, G. (2016). Performance analysis of undoped and gaussian doped cylindrical surrounding-gate MOSFET with its small signal modelling. *Microelectronics Journal*, 57(1): 66 – 75.
- [43]. Uyemura, J. P. (1992). *Circuit design for CMOS VLSI*, Springer, USA.
- [44]. Stasi, F. D. (2015): *Working with boost converter*. Application Report SNVA731.
- [45]. Lu, C., Park, S. P., Raghunathan, V. and Roy, K. (2010). Efficient power conversion for ultra-low voltage micro scale energy transducers. *Design, Automation & Test in Europe Conference & Exhibition*, Germany: 1-6.

How to cite this article: Oyediji, O. E. and Srivastava, V. M. (2020). High Efficient CSDG MOSFET based Boost Switching Regulator. *International Journal on Emerging Technologies*, 11(5): 511–516.